

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
28 April 2005 (28.04.2005)

PCT

(10) International Publication Number  
**WO 2005/038921 A1**

(51) International Patent Classification<sup>7</sup>: **H01L 27/06**,  
21/762, 27/088, 21/8234

(21) International Application Number:  
PCT/JP2004/015328

(22) International Filing Date: 8 October 2004 (08.10.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
2003-359229 20 October 2003 (20.10.2003) JP

(71) Applicant (for all designated States except US): **TOYOTA JIDOSHA KABUSHIKI KAISHA** [JP/JP]; 1, Toyota-cho, Toyota-shi, Aichi 4718571 (JP).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **TAKI, Masato** [JP/JP]; c/o TOYOTA JIDOSHA KABUSHIKI KAISHA, 1, Toyota-cho, Toyota-shi, Aichi 4718571 (JP). **TOJIMA, Hideki** [JP/JP]; c/o TOYOTA JIDOSHA KABUSHIKI KAISHA, 1, Toyota-cho, Toyota-shi, Aichi 4718571 (JP).

(74) Agents: **OKADO, Akiyoshi** et al.; Annex 2nd Floor, Nagoya Center Building, 2-22, Nishiki 2-chome, Naka-ku, Nagoya-shi, Aichi 4600003 (JP).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Published:**

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: SEMICONDUCTOR APPARATUS



(57) Abstract: A semiconductor apparatus (100) comprises a low potential reference circuit region (1) and a high potential reference circuit region (2), and the high potential reference circuit region (2) is surrounded by a high withstand voltage separating region (3). By a trench (4) formed in the outer periphery of the high withstand voltage separating region (3), the low potential reference circuit region (1) and high potential reference circuit region (2) are separated from each other. Further, the trench (4) is filled up with an insulating material, and insulates the low potential reference circuit region (1) and high potential reference circuit region (2). The high withstand voltage separating region (3) is partitioned by the trench (4), high withstand voltage NMOS (5) or high withstand voltage PMOS (6) is provided in the partitioned position.